

**Notice of References Cited**

Application/Control No.

09/213,089

Applicant(s)/Patent Under Reexam

Schaumont et al.

Examiner

Russell Frejd

Art Unit

2123

Page 1 of 1

**U.S. PATENT DOCUMENTS**

	Document Number Country Code-Number-Kind Code	Date MM-YYYY <sup>1</sup>	Name	Classification <sup>2</sup>	
A	5,493,508	2/1996	Dangelo et al.	716	5
B	5,544,067	8/1996	Rostoker et al.	703	14
C	5,726,902	3/1998	Mahmood et al.	716	6
D	5,870,585	2/1999	Stapleton	703	15
E	5,923,867	7/1999	Hand	703	14
F	6,064,819	5/2000	Franssen et al.	717	156
G	6,233,540	5/2001	Schaumont et al.	703	14
H					
I					
J					
K					
L					
M					

**FOREIGN PATENT DOCUMENTS**

	Document Number Country Code-Number-Kind Code	Date MM-YYYY <sup>1</sup>	Country	Name	Classification <sup>2</sup>	
N						
O						
P						
Q						
R						
S						
T						

**NON-PATENT DOCUMENTS**

	Include, as applicable: Author, Title, Date, Publisher, Edition or Volume, Pertinent Pages
U	Yeh et al., G.K. OPERAS in a DSP CAD Environment, Proceedings of the European Design Automation Conference, ACM, September 1994, pages 130-135.
V	Tanurhan et al., Y. An Approach for Integrated Specification and Design of Real-Time Systems, Proceedings of the EURO-VHDL '96 and European Design Automation, September 1996, pages 258-263.
W	Poechmueller et al., P. A CAD Tool for Designing Large, Fault-Tolerant VLSI Arrays, Proceedings of the First Great Lakes Symposium on VLSI, 1991, pages 132-137.
X	

<sup>1</sup> A copy of this reference is not being furnished with this Office action. See MPEP § 707.05(a).<sup>1</sup> Dates in MM-YYYY format are publication dates.<sup>2</sup> Classifications may be U.S. or foreign.